Abstract-Flash analog-to-digital converters can be built using summarized in [6] .
I. INTRODUCTION resolution of almost 7 bits.
This paper is structured as follows. In Section II, we Analog-to-digital converters (ADCs) are traditionally de-describe the principle and give some simulation results from signed so that all comparators have predictable thresholds a simple model. In Section III, we describe a chip that was close to the thresholds of an ideal uniform quantizer. Such actually manufactured, and the corresponding measurements specifications are hard to meet. In particular, limiting the ef-are reported in Section IV. fects of transistor mismatch requires large transistors-"large" by the standards of digital circuits-and large transistors II. THE PRINCIPLE require large currents to achieve high speed.
For the sake of concreteness, we will focus on flash ADCs However, in many applications (e.g., in communications as in Fig. 1 consisting of a bank of "cheap and dirty" (i.e., receivers) there is no need for such stringent specifications. small) comparators followed by a digital correction. All that is really needed is a sufficient density of Let M be an integer and let N =2M _1 be the number of in [5] . The state of the art of error compensation in ADCs is comparators. An ideal uniform quantizer with N comparators 0-7803-9390-2/06/$20.00 ©2006 IEEE would thus give a resolution of M = log2 (N + 1) bits. The digital correction in our ADC consists of two parts. First, the (non-monotonic) comparator outputs are converted into v 1 _ _ monotonic digital M-bit codes (as in [4] [7] , cf. -
process (IBM6HP) using only CMOS transistors. The chip was Analog input
Analog input designed for a supply voltage of Vdd = 1.8 V. The chip also contains a 256-to-8 bit multiplexer, but the digital correction
is not part of the chip.
Output
The resistor ladder (which generates the reference voltages on-chip calibration of ADCs, e.g., [6] , [8] . Although the design Vref, ow determine the input range of the ADC; in all our of the (analog and digital) circuitry to enable such calibration simulations and measurements, we chose Vref, high 1.5 V and 'ref, lo 0.5 V. With a voltage difference of 1 V, the is not trivial, we will not consider this topic further in this paper.
current through the ladder is only 27.3 ,uA.
The performance that can be achieved by such an approach
The comparator circuit (taken from [9] ) is shown in Fig. 4 . may be obtained from the following simple model. Assume Other than in [9] , we use very small transistors (as indicated that each comparator threshold is generated randomly by in Fig. 4 ). For example, the two input transistors of the adding a zero-mean Gaussian random variable with variance differential pair have width Wcomp = 1 ,um and length . Gain correction and offset correction was applied, re- teristics, both the calibrated (as in Fig. 2(b) ) and conventional 5 -0.23 -0.06 14.77 3.78 (as in Fig. 2(a) is required in order to achieve a reasonable yield with an unQideal = 12 (5) corrected ADC [10] . From (3), the accuracy of our converters would thus be adequate for a 4 bit converter. From Fig. 3 (with Solving for LSB and assuming that the input range is 1 V, the (7F = 0.0155), however, we can expect our chips to yield an effective resolution Reseff is then given by effective resolution of about 7 bits, which will be confirmed log(V12Q) (6) below.
ReSeff = 6
The statistics of the offset voltages of all comparators for lg2 each chip separately, as well as for all chips together, are
The effective resolution of all 10 chips is listed in Table II . shown in Fig. 5 . The Gaussian curves with the mean and Also shown in Table II is the rms quantization error Qcalib standard deviation taken from (2) and (3) are plotted for of the ADC with corrected digital output, as well as the reference.
rms quantization error Qraw of the ADC with conventional corrected output.
